Understanding configurable device architecture is critical for successful FPGA and CPLD implementation. Common building modules feature Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which incorporate lookup tables and flip-flops, coupled with flexible interconnect resources. CPLDs generally use sum-of-products st